


TRANSLINEAR CURRENT MODE CIRCUITS IN SUBTHRESHOLD MOS


TRANSLINEAR CIRCUITS IN SUBTHRESHOLD MOS

1. Translinear Elements
2. Translinear Loops
3. Translinear Networks




TRANSLINEAR ELEMENTS

- A translinear element is a physical device whose transconductance and current are linearly related i.e. the current is exponentially dependent on the controlling voltage
- Two terminal: pn junctions (diodes)
- Three terminal: the controlling voltage must exhibit true diode behavior.
 - Bipolar junction transistors: **YES**
 - MOS transistors in subthreshold: **YESBUT**



TRANSLINEAR PRINCIPLE

“ In a closed loop containing an equal number of oppositely connected Tranlinear elements, the product of the current densities in the clockwise (CW) direction is equal to the product for elements in the counter-clockwise (CCW) direction.”



Conservation of energy or (KVL)


$$\sum_{i=1}^{i=N/2} V_{D(2i-1)} - \sum_{i=1}^{i=N/2} V_{D(2i)} = 0$$

Turns into this in the special case of loops with diode-like elements

$$\frac{\prod_{CCW} J}{\prod_{CW} J} = 1$$

Barrie Gilbert, Translinear circuits: a proposed classification, *Electronics Letters*, vol. 11, no. 1, pp. 14-16, 1975

MOS GILBERT GAIN CELL



V_{bias} must be such that I_B stays in saturation i.e.
 $V_{dd} - V_B > 4 V_t$

Loop: A-B-C-D-A $I_1 I_4 = I_3 I_2 \rightarrow \frac{I_3}{I_1} = \frac{I_4}{I_2}$

From algebra: $\frac{I_3 - I_4}{I_1 - I_2} = \frac{I_3 + I_4}{I_1 + I_2}$

Rearranging terms


Where

$$I_{out} = I_B \left(\frac{I_1 - I_2}{I_1 + I_2} \right)$$

$$I_B \equiv I_3 + I_4$$

$$I_{OUT} \equiv I_3 - I_4$$

1Q LOG-ANTILOG MOS MULTIPLIER



All transistors have source connected to local substrate - well devices- and therefore

$$V_{SB} = 0$$

$$V_1 + V_2 - V_3 - V_4 = 0$$

$$\frac{V_t}{\kappa} \left(\ln\left(\frac{I_1}{S I_0}\right) + \ln\left(\frac{I_2}{S I_0}\right) - \ln\left(\frac{I_3}{S I_0}\right) - \ln\left(\frac{I_4}{S I_0}\right) \right) = 0$$

$$\ln\left(\frac{I_1 I_2}{S I_0}\right) = \ln\left(\frac{I_3 I_4}{S I_0}\right)$$

$$I_4 = \frac{I_1 I_2}{I_3}$$

$$I_1 I_2 = I_3 I_4$$

Or we can derive the above by inspection using the translinear principle

ψ *Psi-currents*

l_G } Dimensionless currents
 l_B }

$$I_D \equiv S I_0 l_G^\kappa l_B^{(1-\kappa)}$$



Psi currents are hypothetical currents in the device if the gate and backgate could control the current without the capacitive potential divider i.e. have access to the surface potential ψ directly.

TRANSLINEAR NETWORKS

Translinear Networks:
Extension/special case
where the loops include
voltage sources

$$\frac{I_2 I_4 I_6 \cdots I_N}{I_1 I_3 I_5 \cdots I_{N-1}} = \Gamma \exp^{V/V_t}$$

$N \rightarrow 2, 4, 6 \dots$



$$\frac{\prod_{CCW} J}{\prod_{CW} J} = \Gamma \exp^{V/V_t}$$

$$I_2 = \frac{I_1^3}{\Gamma \exp^{V_R/V_t}}$$