Digital Integrated Circuits – A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić

Chapter 5

Design Project: Optimizing a Inverter Chain with Fanout Goal: Minimize Energy for Given Delay Bound

Background Information

You are given technology parameters that are essential in propagation delay analysis. These parameters are extracted by curve fitting simulated results of an inverter delay in our $0.25\mu m$ technology, as shown in Fig. 1.



Figure 1: Extraction of delay parameters: (a) t_{p0} , γ , (b) V_{on} , α_d . ($W_p/W_n=2\mu/1\mu$, L=0.25 μ)

All parameters are extracted using the same test circuit as that given in Hw 5/Prob 4. (on a side note, values of t_{p0} and γ shown in Fig. 1 is the solution to this homework problem!) Parameters t_{p0} and γ will aid in calculation of the gate delay as given by:

$$t_p = t_{p0} \cdot \left(1 + \frac{f}{\gamma}\right) \tag{1}$$

where t_{p0} is the intrinsic delay of an inverter, f is the fanout, and $\gamma = C_{intrinsic}/C_{gate}$ is the ratio of the input intrinsic to the input gate capacitance.

Parameters V_{on} and α_d are intrinsically related, but not equal to the transistor threshold voltage and velocity saturation index. They are simply fitting parameters that provide the most accurate model of a FO4 inverter delay over a range of supply voltages. Fanout of four is chosen for calibration simply because it is the most typical fanout found in well-designed digital circuits. It also represents good average fanout, so we will use the same parameters for all other fanouts

that we are going to encounter in this design project. Relationship between the propagation delay of a FO4 inverter and the power supply V_{dd} is given by:

$$t_p = K_d \cdot \frac{V_{dd}}{\left(V_{dd} - V_{on}\right)^{\alpha_d}} \tag{2}$$

where K_d is another fitting parameter, but it is not crucial for our problem setup. It lumps some technology parameters including linearized delay capacitance. You will find equation (2) useful in V_{dd} -based optimizations.

Phase 1: Circuit Optimization(1 week)

You have to optimize circuit given in Fig. 2:



Figure 2: Some group-specific inverter-based topology.

First, find sizes x_2 - x_5 of all gates to achieve minimum delay D_{min} from the input to output. What is the value of D_{min} normalized to t_{p0} ? What is the energy E_{ref} that corresponds to the minimum delay? For energy calculation, assume $V_{DD} = V_{DD}^{nom} = 2.5V$. Express E_{ref} in terms of energy required to drive the input gate capacitance $C_{gate} = 1$ (call this number "1", it is simply a reference case, you do not need value in fF in your calculations) of the first gate in the chain. Now, you obtained reference point (D_{min} , E_{ref}) for your optimizations.

Assume now that you are allowed to increase delay by x% {choose between 10, 20 or 30%}. For the newly specified delay, perform following three optimizations in order to minimize total energy of the reference design.

a) Gate size (W) optimization

What are the new sizes of all the gates x_2 - x_5 ? What is the achieved percent energy reduction, $ER_W = 100(1 - E_W/E_{ref})$?

b) Supply voltage (Vdd) optimization

What is the value of the new supply voltage, V_{DD}^{opt} ? What is the achieved percent energy reduction, $ER_{Vdd} = 100(1 - E_{Vdd}/E_{ref})$?

c) Combined size and supply voltage (W-Vdd) optimization

What are the new sizes of all the gates x_2 - x_5 ? What is the value of the new supply voltage, V_{DD}^{opt} ? What is the achieved percent energy reduction, $ER_{W-Vdd} = 100(1 - E_{W-Vdd}/E_{ref})$?

Clearly show your design methodology and summarize all results in following Table:

Summary of results from Phase-1: D_{min} (t_{p0}) =

 $\mathbf{E_{ref}} =$

Opt. case	ER (%)	V _{DD} ^{opt}	x_2	x_3	x_4	x_5
Reference	0%	2.5V				
W		2.5V				
Vdd						
W-Vdd						

Phase 2: Verification in HSPICE(1/2 week)

Using HSPICE, verify results of your optimizations from Phase-1.

- a) Obtain reference point (D_{min}, E_{ref}) in HSPICE. Is it different from what you expected? (*Hint-1*: C_D and C_E from Prob 4/Hw 4 could help, but don't blame everything on them!) (*Hint-2*: To determine energy dissipated in driving the input gate capacitance in HSPICE verification, you may want to use some of the results from background section and/or use HSPICE to estimate this energy)
- b) Using parameters (gate size, V_{DD}^{opt}) from Phase-1, report achieved delay increase DI and achieved energy reduction ER for all three optimization cases. <u>Normalize numbers</u> relative to the reference case (D_{min}, E_{ref}) obtained by HSPICE in part (a) of Phase-2. Comment your results.

	D _{min}	(ps)	Eref (Ein-1st stage)		
Reference	HSPICE	Phase-1	HSPICE	Phase-1	
Varification	ER (%)		DI (%)		
vermeation	HSDICE	Phase-1	HSPICE	Phase-1	
	INICE	I hast-1		I mase I	
W	IISTICE	1 nasc-1	norren	x%	
W Vdd		1 nast-1		x%	

Summary of results from Phase-2:

Phase 3: MAX Layout

(1/2 week)

Layout the <u>last two stages</u> of circuit in Fig. 2 when sized for D_{min} . Do not layout branching gate at the output of the 4th stage. The objective is to minimize area and achieve aspect ratio as close to 1 as possible. Report following numbers (layout must be DRC-error-free!):

a) Total layout area

b) Layout aspect ratio

Summary of results from Phase-3:

Total layout area (µm²)	Aspect ratio	