




The background of the slide features a grayscale image of a VLSI (Very Large Scale Integration) chip. The chip is rectangular with a grid of pins or bonds along its top and bottom edges. Numerous thin wires are connected to these pins, radiating outwards. The chip itself has some text and a grid of small squares on its surface. Overlaid on the left side of the image is a decorative pattern of squares in various shades of blue and purple. On the right side, there is a solid teal square.

Introducción a VLSI

EAMTA 2006



Introducción a VLSI


Clase 2: Layers y layout

Organización

- Elementos de Software de diseño
- Layers de Procesos
- Reglas de diseño
- Layout de transistores MOS
- Capacidades de un transistor MOS

Elementos de software de diseño

Elementos de Software de Diseño




Layers de un Proceso

Layers de un Proceso

- Layer de Nwell
- Layer Activo
- Difusiones (N y P)
- Poly
- Metales

N-Well


- Assuming a p-type wafer, n-channel transistors are fabricated directly in the wafer; p-channel are fabricated in an “n-well”
- Processes with n-well over p-substrates are called n-well processes
- Substrate is also known as bulk or body
- N-well forms a diode (normally reverse biased) with the substrate



N-well: diode capacitance



- When the diode is reverse-biased (typical situation)

$$C_j = \frac{C_{j0}}{\left(1 - v_d / \phi_0\right)^m}$$



$$\phi_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

- Two components: bottom capacitance and sidewall capacitance



$$C_{j0} = C_{j0b} + C_{j0s} \quad C_{j0b} = \text{Capacitance per area} \times \text{bottom area}$$

$$C_{j0s} = \text{Capacitance per area} \times \text{depth of well} \times \text{perimeter}$$


Active and Diffusion Layers

- Active layers, both n^+ and p^+ are used to make the source and drain of MOSFET's
- Active defines the oxide mask where doping will take place: Regions outside Active have FOX (Field Oxide)

2 ⁺	Active	Active	
----------------	--------	--------	--



- N select and P select define the doping mask




6 ⁺	N Select	S/D N+ Implantation	
7 ⁺	P Select	S/D P+ Implantation	



Poly Layer



- Polysilicon is made up of small crystalline regions of silicon
- Poly is used for the gates of MOS transistors
- They can make resistors and local connections for transistors

4 ⁺	Poly	Poly	
5 ⁺	Poly2	Poly2	

8 ⁺	Act Cnt	Active Contact	
9 ⁺	Poly Cnt	Poly Contact	
10 ⁺	Poly2 Cnt	Poly2 Contact	

Metal layers



- Metal layers are used to interconnect devices (transistors, resistors, inductors and capacitors)
- Vias are used to interconnect the different metal layers



Metal parasitics: R

■ Resistance

	M1	M2	M3
R_s	$0.09\Omega/\square$	$0.09\Omega/\square$	$0.05\Omega/\square$


Metall1	
Via1	
Metal2	
Via2	
Metal3	

- A line of minimum width and 1mm long (1100 and 666 $\square$ long, resp.)

	M1	M2	M3
R_s	100Ω	100Ω	33Ω


Metal parasitics: C

- Area capacitance (all values in $\text{aF}/\mu\text{m}^2$)



	M1	M2	M3
substrate	32	16	10
M1		31	13
M2			31

- Fringe capacitances (all values in $\text{aF}/\mu\text{m}$)




	M1	M2	M3
substrate	76	59	39
M1		51	33
M2			52

Metal Parasitics: L

- A metal line exhibits an inductance that can be estimated as:

$$L = \frac{1.25}{\frac{w}{h} + 1.393 + 0.667 \ln \left[\frac{w}{h} + 1.44 \right]} (nH / mm)$$




- Assumption: $w > h$

Metal: Current Capacity


- Due to electromigration wires can be damaged
- For Aluminum, the maximum current density (rule of thumb) is:

$$1 \left[\frac{mA}{\mu m} \right]$$



Vias

- Connection between different metal layers
- Can be stackable in modern processess
- Vias exhibit a contact resistance given by the process
- They also have a current limitation given by the electromigration phenomen. Typically, 0.5mA/cnt






	P+	N+	Poly	M1	M2	M3
Contact R [Ω]	126	57.5	16	□	0.82	0.79

Design Rules

Reglas de Diseño

■ Necesidad

- Proceso fotolitográfico tiene imprecisiones
- Sucesivos pasos de procesos fotolitográficos tienen errores de alineación
- Difusiones se extienden más allá de los límites




Scalable Design rules (SCMOS)

- Scalable CMOS (SCMOS) is a set of logical layers together with their design rules
 - process- and metric-independent interface to all CMOS processes
- The designer works in the abstract SCMOS layers and metric unit ("lambda").
- In the SCMOS rules, circuit geometries are specified in the Mead and Conway's lambda based [methodology \[1\]](#).
 - Unit of measurement: lambda


Reglas de diseño

- Hay varios tipos de reglas de diseño
 - Reglas de separación
 - Reglas de tamaño mínimo
 - Reglas de tamaño exacto
 - Reglas de cubrimiento (overlap)

N-Well: Design rules





Act Design Rules



2.1 Width = 3

2.2 Space = 3





2.3 Space: Act to Wel.Edge

2.4 Space:




a. to Well Edge = 6

a. WelCnt to Wel.Edge = 3




b. Space to Well = 5


b. SubCnt to Wel.Edge = 3



N+ and P+ rules




Act contact rules




- In this case, there is a special contact to join metal and active


6.1A Exact Size = 2 X 2




6.2A Field Act Overlap = 1.5



6.3A Spacing = 3




6.4A Space to Gate = 2




Poly rules


3.1 Width = 2




3.2 Space = 2





3.4 Source/Drain Width = 3



3.5 Poly to Act Space = 1




3.3 Gate Extend out Act = 2




Poly contact rules



5.1A Exact Size = 2 X 2



5.2A Field Poly Overlap = 1.5
Space to Gate = 1.5




5.3A Spacing = 3




Metal 1 Design Rules: Separation


7.1 Width = 3



7.2 Spacing = 3




7.4 Min Metal1 Spacing to Metal1 ($W > 10 \text{ um}$) = 6 Lambda




Metal 1 Design Rules: Cnt Overlap

+ 7.3 Overlap of PolyCnt = 1.



+ 7.4 Overlap of ActCnt = 1.




Metal 2 rules: Separation

+ 9.1 Width = 3




+ 9.2a Spacing = 3 (min width wires)




METAL 2

9.4 Min Metal2 Spacing to Metal2 ($W > 10\mu\text{m}$) = 6 Λ




Metal 2 Design Rules: via1 Overlap

9.3 Overlap of VIA = 1




Metal 3 rules: Separation

15.1 Width = 5




15.2 Spacing = 3



15.4 Min Metal3 Spacing to Metal3 ($W > 10\mu\text{m}$) = 6 Lambda

Metal 3 Design Rules: via2 Overlap


+15.3 Overlap of Via2 = 2




Via 1 rules




8.1 Exact Size = 2 X 2



8.2 Spacing = 3




8.3 Overlap by Metal1= 1




Stacked Vias are allowed !


8.5 rules are disabled



8.5 Space to Poly Edge = 2




8.5 Space to Act Edge = 2




Via 2 rules




+14.1 Exact Size = 2 X 2




+14.2 Spacing = 3




+14.3 Overlap by Metal2= 2



+Stacked Vias are allowed !




+Vias over Contacts are allowed




Layout de Transistores MOS

N-Channel MOSFET




N-channel MOS




- Diffusions are equal. Potential on them will define S and D


P-channel MOS



Latchup




(a) Origin of latchup




(b) Equivalent circuit

Latchup: solution



Transistor MOS: Capacidades


MOSFET Capacitances: Gate-Bulk




- Gate-Bulk capacitance dominates
- Depending on the operation mode this capacitance changes
 - a) cut-off: no charge. Appears directly as C_{gb}
 - b) resistive: channel acts as a shield, $C_{gb}=0$. Capacitance distributes between drain and source
 - c) saturation: C_{gd} and C_{gb} are zero. All capacitance is C_{gs}
- Digital Design: Saturation and cut-off are the most important

* "Adapted from Digital Integrated Circuits, by Rabaey et. al. Copyright 2003 Prentice Hall/Pearson."

Gate Capacitance Behavior



Capacitance as a function of V_{GS}
(with $V_{DS} = 0$)



Capacitance as a function of the
degree of saturation

* "Adapted from Digital Integrated Circuits, by Rabaey et. al. Copyright 2003 Prentice Hall/Pearson."

Gate Capacitance Summary

Operation Region	C_{gb}	C_{gs}	C_{gd}
Cutoff	$C_{ox}WL_{eff}$	0	0
Triode	0	$C_{ox}WL_{eff}/2$	$C_{ox}WL_{eff}/2$
Saturation	0	$(2/3)C_{ox}WL_{eff}$	0

- In cutoff, linear capacitor
- In triode, this C is splitted between S and D
- In saturation it is necessary to integrate the charge in the channel

MOSFET Capacitances: Overlap

- Overlap capacitances are C_{gso} and C_{gdo}


$$C_{GSO} = C_{ox} x_d W$$

$$C_{GDO} = C_{ox} x_d W$$

- Values are given by unit width:


$$C_{gso} = C_{GSO} / W = C_{ox} x_d$$

$$C_{gdo} = C_{GDO} / W = C_{ox} x_d$$



* "Adapted from Digital Integrated Circuits, by Rabaey et. al. Copyright 2003 Prentice Hall/Pearson."

MOSFET Capacitances: Diffusion




$$C_{diff} = C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER$$

$$= C_j L_S W + C_{jsw} (2L_S + W)$$

* "Adapted from Digital Integrated Circuits, by Rabaey et. al. Copyright 2003 Prentice Hall/Pearson."

MOSFET Capacitances



* "Adapted from Digital Integrated Circuits, by Rabaey et. al. Copyright 2003 Prentice Hall/Pearson."

Referencias

- C. Mead and L. Conway, *Introduction to VLSI Systems*, Addison-Wesley, 1980
- N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design: A System Perspective*, Addison-Wesley, 2nd edition, 1993

Appendix

SPICE MODELS

- Level 1: Long channel equations – very simple
- Level 2: Physical model – includes velocity saturation and thresholds variations
- Level 3: Semi-empirical- based on curve fitting to measured devices
- Level 4: (BSIM) Empirical – simple and popular

AMI 0.5 typical parameters (T36s)

MOSIS PARAMETRIC TEST RESULTS

RUN: T36S
TECHNOLOGY: SCN05

VENDOR: AMI
FEATURE SIZE: 0.5 microns

PROCESS PARAMETERS	N+	P+	POLY	PLY2_HR	POLY2	MTL1	MTL2	UNITS
Sheet Resistance	81.8	102.0	22.5	988	40.4	0.09	0.09	ohms/sq
Contact Resistance	57.5	125.9	15.9		25.6		0.87	ohms
Gate Oxide Thickness	141							angstrom


PROCESS PARAMETERS	MTL3	N\PLY	N_W	UNITS
Sheet Resistance	0.05	820	810	ohms/sq
Contact Resistance	0.79			ohms

COMMENTS: N\POLY is N-well under polysilicon.

CAPACITANCE PARAMETERS	N+	P+	POLY	POLY2	M1	M2	M3	N_W	UNITS
Area (substrate)	424	730	87		32	16	10	40	aF/um ²
Area (N+active)			2450		36	16	11		aF/um ²
Area (P+active)			2360						aF/um ²
Area (poly)				858	57	16	9		aF/um ²
Area (poly2)					52				aF/um ²
Area (metall1)						31	13		aF/um ²
Area (metal2)							32		aF/um ²
Fringe (substrate)	310	251			76	59	39		aF/um
Fringe (poly)					61	38	28		aF/um
Fringe (metall1)						51	33		aF/um
Fringe (metal2)							52		aF/um
Overlap (N+active)			201						aF/um
Overlap (P+active)			262						aF/um



Poly Resistor

- MOSIS webpage data for AMI 0.5 $R(N_Well) = 22\Omega/\square$
- Exercise: Layout and extract a resistor (minimum width) of 1K. Try to make a square design
- Number of squares to achieve the desired resistance = $1000/22 \square = 45.5$
- Setting $W = 2 \lambda$ then $L = 91 \lambda$
- Run DRC, extract and verify



Equivalent size of corners and dogbones

- Folding the resistor leads to compact designs
- Squares and corners contribute partially to the material resistance



Metal parasitics: C

- Example: Two lines of M1 and M2 of 1mm running on top of each other
- A pad is typically $100\mu\text{m} \times 100\mu\text{m}$ of M2 on top of M1 on top of substrate. Calculate total capacitance:

Ejercicio

- Realizar el Layout del siguiente circuito
- Extractar
- Correr LVS con el archivo generado por SPICE (provisto)

